Machine-assisted Veriication Using Theorem Proving and Model Checking

Theorem proving and model checking are complementary approaches to the veriication of hardware designs and software algorithms. In theorem proving, the veriication task is one of showing that the formal description of the program implies the formal statement of a putative program property, while model checking demonstrates that the program is a model that satisses the putative property. Theorem proving is completely general but typically requires signiicant human guidance, whereas model checking though restricted to a limited range of properties of small (essentially) nite-state systems, is largely automatic. This paper is a tutorial on the combined use of theorem proving and model checking as mechanized in the PVS spec-iication and veriication environment.